View BH2221FV_326380.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

BH2221FV
Standard ICs
8bit 12ch D/A converter
BH2221FV
BH2221FV is an 8bit D/A converter for electronic adjustment. The 12-channel DC output voltage can be independently controlled by three-wire serial interface from micro-controller. The D/A converter can generate without loss by Rail-to-Rail output within the setting voltage. The built-in power ON reset circuit keeps the output state Low after the power is ON and prevents the unstable output state.
!Applications The voltage adjustment for DVC, DSC etc.
!Features 1) 8bit 12-channel D/A converters adopting R-2R system. 2) The full scale output voltage range : 2.7V5.5V. 3) 3-wire 12-bit serial interface. 4) POWER ON RESET circuit. 5) SSOP-B20 package.
!Absolute maximum ratings (Ta=25C)
Parameter Power supply voltage Maximum output voltage Storage temperature Power dissipation Symbol VCC VIN Tstg Pd Limits -0.3~+7.0 -0.3~VCC -55~+125 400 Unit V V C mW
Reduced by 4mW for each increase in Ta of 1C over 25C. This product is not designed for protection against radioactive rays.
!Recommended operating conditions (Ta=25C)
Parameter VCC supply voltage VDD supply voltage Analog output source current Analog output sink current Operating temperature range Clock frequency Limit load capacitance
Please set to VCC VDD.
Symbol VCC VDD IOL IOH Topr FSCLK CL
Min. 2.7 2.7 - - -20 - -
Typ. - - - - - 1.0 -
Max. 5.5 VCC 1.0 1.0 85 - 0.1
Unit V V mA mA C MHz F
1/6
BH2221FV
Standard ICs
!Block diagram
NC
1 2
VCC
R-2R DAC 8bitREG + DEC 8bitREG + DEC R-2R DAC
20 GND 19 AO2
VCC
R-2R DAC
AO3
VDD
VCC
AO4
3 4 5 6 7 8
VCC
R-2R DAC
8bitREG + DEC 8bitREG + DEC 8bitREG + DEC 8bitREG + DEC 8bitREG + DEC 8bitREG + DEC
VCC
8bitREG + DEC
VDD
18 AO1 17 DI
AO5
R-2R DAC
AO6
R-2R DAC R-2R DAC R-2R DAC
Serial interface
16 CLK 15 LD
AO7
AO8
POWER_ON RESET
14 NC
R-2R DAC
AO9
R-2R DAC
8bitREG + DEC
13 AO12
VCC
VCC
VCC
VDD
AO10
9
R-2R DAC
8bitREG + DEC
8bitREG + DEC
VDD
R-2R DAC
12 AO11 11
VCC
VDD 10
!Pin descriptions
Pin No. Pin name 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 NC AO3 AO4 AO5 AO6 AO7 AO8 AO9 AO10 VDD VCC AO11 AO12 NC LD CLK DI AO1 AO2 GND In / Out - OUT OUT OUT OUT OUT OUT OUT OUT - - OUT OUT - IN IN IN OUT OUT - Common GND pin No connected Serial Load input pin Serial Clock input pin Serial Data input pin Analog output pins Power supply pin Power supply pin Analog output pins Functions No connected Analog output pins
2/6
BH2221FV
Standard ICs
!Electrical characteristics (unless otherwise noted, Ta=25C, VCC=3.0V, VDD=3.0V, RL=OPEN, CL=0pF)
Parameter (80H set) VCC system VDD system Input low voltage Input high voltage Input low current Input high current ZS1 Minimum output voltage ZS2 ZS3 FS1 Maximum output voltage FS2 FS3 Resolution Differential nonlinearity error Nonlinearity error RES DNL INL - -1.0 -1.5 8 - - - 1.0 1.5 bit LSB LSB Input code 02H~FDH Input code 02H~FDH GND GND GND VCC -0.1 VCC -0.2 VCC -0.3 - - - - - - 0.1 0.2 0.3 VCC VCC VCC V V V V V V 00H set IOH=0.0mA 00H set IOH=0.5mA 00H set IOH=1.0mA FFH set IOL=0.0mA FFH set IOL=0.5mA FFH set IOL=1.0mA VIL VIH IIL IIH GND 0.8VCC - - - - - - 0.2VCC VCC 10 10 V V A A ICC IDD - - 0.6 1.0 1.5 2.0 mA mA CLK=1MHz Symbol Min. Typ. Max. Unit Conditions
!Circuit operation (1) Power on reset This LSI has a power on reset circuit that sets an analog output to low level in VCC power stand-up. Please be sure that the time constant meets below condition, because the output is undefined when VCC power stand up too rapidly.
Parameter VCC supply voltage rise time Power on reset voltage Symbol trVCC VPOR Min. 10 - Typ. - 1.9 Max. - - Unit ms V VCC=02.7V Conditions
3/6
BH2221FV
Standard ICs
(2) Conditions of operating timing (unless otherwise noted,Ta=25C, VCC=3.0V, VDD=3.0V)
Parameter CLK L level pulse width CLK H level pulse width DI setup time DI hold time LD setup time LD hold time LD "H" level pulse width Analog output delay time Symbol tCLKL tCLKH tsDI thDI tsLD thLD tLDH tOUT Min. 200 200 30 60 200 100 100 - Typ. - - - - - - - - Max. - - - - - - - 300 Unit ns ns ns ns ns ns ns s CL=50pF, RL=10k Conditions
tCLKL
tCLKH
CLK
DI
LAST DATA
tsDI
thDI
tLDH tsLD
thLD
LD
OUTPUT
tOUT
4/6
BH2221FV
Standard ICs
(3) Command sending Control command is 3wire 12bit serial interface. (MSB first) Data is taken in with the rise edge of the CLK and output data is fixed in the LD high section. Data is maintained in the LD low section.
LSB (LAST) Data set D0 D1 D2 D3 D4 D5 D6 D7 D8 MSB (FIRST) Channel select D9 D10 D11
*Data set D0 0 1 0 1 0 D1 0 0 1 1 0 D2 0 0 0 0 1 D3 0 0 0 0 0 D4 0 0 0 0 0 D5 0 0 0 0 0 D6 0 0 0 0 0 D7 0 0 0 0 0 GND (VCC-GND) / 256x1 (VCC-GND) / 256x2 (VCC-GND) / 256x3 (VCC-GND) / 256x4 Analog output voltage level
0 1
1 1
1 1
1 1
1 1
1 1
1 1
1 1
(VCC-GND) / 256x254 (VCC-GND) / 256x255
*Channel select D8 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D9 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D10 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 D11 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Adress select Don't Care AO1 AO2 AO3 AO4 AO5 AO6 AO7 AO8 AO9 AO10 AO11 AO12 Don't Care Don't Care Don't Care
5/6
BH2221FV
Standard ICs
!Operation notes (1) Regarding to the DNL & INL This item is guaranteed under below condition. Input code 02HFDH (2) Regarding to the setting of the each voltage Set the VCC, VDD to become the following condition. When not satisfied, unnecessary current flows or D/A conversion is not correct. VCC VDD And the minimum output voltage of this LSI is fixed to the GND level. (3) Regarding to the power on reset function This function operates detecting the voltage level of the VCC. So, if the voltage level of the VCC become less than power on reset voltage when working, it is a possibility that the outputs become reset condition.
!External dimensions (Units : mm)
6.50.2
6.40.3 1.150.1 4.40.2 0.1
1
10
0.150.1 0.1
0.65 0.220.1
SSOP-B20
0.3Min.
20
11
6/6

▲Up To Search▲

Price & Availability of BH2221FV

	To Download BH2221FV Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .